

iberchip

FN Workshop

Call For Papers

Puebla, Mexico February 20-22, 2008



General Chairs:

José Luis Huertas IMS-CNM
Sevilla, Spain
huertas@imse.cnm.es
Roberto Murphy INAOE
Puebla, México
rmurphy@ieee.org

Local Arrangements Chair:

Gabriela López- INAOE
Puebla, México
glopez@inaoep.mx

Program Chair:

Arturo Sarmiento-INAOE
Puebla, México
jarocho@inaoep.mx

Finance Chair:

Carmen Meza-INAOE
Puebla, México
cmeza@inaoep.mx

Publicity Chair:

Pedro Julián-UBB, Argentina
Miguel Ángel Gutiérrez de A.-INAOE,
Puebla, Mx.

Publications Chair:

Arturo Sarmiento-INAOE
Puebla, México
jarocho@inaoep.mx

Industry Liaison:

Jesús Finol, Freescale, USA.

Steering Committee:

José Luis Huertas, IMS-CNM, Es.
Jordi Aguló, CNM, Es.
Antonio García Rozo, UniAndes, Co.
Michell Renovell, LIRMM, Fr.
Ricardo Reis, UFRGS, Br.
Antonio Quijano, ITBA, Ar.
Fernando Silveira, U. de la Rep., Uy.
Víctor Champac, INAOE, Mx.
Carlos Silva Cárdenas, PUCP, Pe.

The Iberchip Workshop provides an annual forum for electronics scientist and technologists from Latin America and the rest of the world to get acquainted with the most recent advances in the field. This workshop encompasses all disciplines of electronics, and has served as a means to integrate the region by exchanging knowledge and experiences among professionals and students.

Topics of interest include but are not limited to:

- Application of High-Level Languages
- Digital Design
- Signal Processing
- Fuzzy Logic and Neuronal Networks
- Video and Image Processing
- Signal Integrity
- Embedded Systems
- HW/SW Codesign
- Test of Integrated Circuits
- Design of Analog and Mixed-Signal ICs
- A/D and D/A Converters
- Industrial Applications
- Biomedical Engineering
- Microsystems
- Optoelectronic Devices
- Microelectronics Education
- System Design
- Clean and Alternative Energy Sources
- High-Level Logic Synthesis
- Rapid Prototyping with Programmable Devices
- Cryptography
- Asynchronous Systems Design
- Voice Processing
- System-on-Chip
- Reconfigurable Architectures
- Fault Tolerant Systems
- Design and Synthesis for Testability
- RF Circuits
- Design for Low/Power or Low/Voltage
- Power Electronics
- Device Modelling
- Sensors and Actuators
- CAD/EDA Tools
- Packaging and Assembly of Ics
- Nanoelectronics

Paper submission information:

Full papers, no longer than 4 pages and following the IEEE format, should be sent electronically, following the instructions in www-elec.inaoep.mx/iberchip008, www.iberchip.org, according to the following calendar:

Submission deadline: November 1st, 2007
Notification of acceptance: December 10th, 2007
Camera ready submission: January 10th, 2008

Iberchip 2008 will be held at the Holiday Inn La Noria Hotel in Puebla, México. A special rate has been brokered with the hotel for all participants, who should make their reservations in due time: Tel.: 52 22 22 11 90 29, Fax: 52 22 22 11 90 30, E-mail: ana.vega@ichotelsgroup.com www.holidayinn.com/pueblanoria

The city of Puebla, capital of the state with the same name, is located 84 miles due East of Mexico City. It is a colonial city, designed by UNESCO a World Heritage, offering all services and attractions.