| IBERCHIP 1. RF Devices. Quintana Roo Room, Wednesday, February 29, 11:15 am to 12:35 pm. |
| Germán Álvarez-Botero, Roberto Murphy and Reydezel Torres. Accurate Modeling to Characterize the Distributed Substrate Effects in SiGe HBTs |
| David Cabral, Leonardo Zoccal, Paulo Crepaldi and Tales Pimenta. Schottky Barrier Diodes – SBD in Standard CMOS Process |
| Georgina Rosas, Roberto Murphy and Wilfrido Moreno. Novel Fabrication Tecniques for RF-MEMS Devices |
| Fabián Zárate-Rincón, Germán Álvarez-Botero, Reydezel Torres-Torres and Roberto Murphy-Arteaga. Extraction Methodology of the Substrate Parasitic Network of an RF-MOSFET with Separate Substrate DC Connection |
| Svetlana Sejas and Reydezel Torres-Torres. Deembedding On-Wafer S-parameters: Is a One-Step Procedure Enough? |
| Andres Marquez, Wilfrido Moreno and Ramiro Jordan. Experiences Teaching a Rapid System Prototyping Class |
|
| |
| IBERCHIP 2. Digital Circuits. Quintana Roo Room, Wednesday February 29, 4:00 pm to 5:20 pm. |
| Tatsuya Maruyama and Alberto Palacios Pawlovsky. A Study of Methods to Improve an Immune Algorithm for Searching for the Pair of Inputs that Cause the Maximum Number of Switching Gates in a Combinational Circuit |
| Duarte Oliveira, Noé Alles, Lester Faria, Diego Bompean, Thiago Curtinhas and Luiz Ferreira. Synthesis of Asynchronous Digital Systems of High Performance using Simpler Approach |
| Gracieli Posser, Guilherme Flach, Gustavo Wilke and Ricardo Reis. Dimensionamento de Portas Lógicas e de Transistores Minimizando Atraso e Área |
| Anelise Kologeski, Caroline Concatto, Fernanda Kastensmidt and Luigi Carro. Combinação de Estratégias para Lidar com Falhas Permanentes nas Interconexões de uma Rede Intra-Chip |
| Gerson Scartezzini and Ricardo Reis. Dissipação de potência em Redes de Transistores versus Células Padrão |
|
| |
| IBERCHIP 3. FPGAs. Quintana Roo Room, Wednesday February 29, 5:30 pm to 6:50 pm. |
| Laurentiu Acasandrei and Angel Barriga. Implementación sobre FPGA de un sistema de detección de caras basado en LEON3 |
| Jesús Balosa, Francisco José Crespo and Angel Barriga. Sistema empotrado de reconocimiento de voz sobre FPGA |
| Ma. del Rocío De Jesús, Isaac Esaú Jiménez, Luis Hernández and Mónico Linares. Implementación De Una Celda CNN Digital en FPGA para la Aplicación en Detección de Bordes |
| Jones Yudi Mori, Camilo Sánchez-Ferreira and Carlos Humberto Llanos. Real-Time Image Processing based on Neighborhood Operations using FPGA |
| Lucas L. Gambarra, José A. G. Lima, Hamilton S. Silva, Leonardo V. Batista and Daniel S. Marques. Otimização do algoritmo Non-local means utilizando uma implementação em FPGA |
| Fabio Pereira, Edward David and Fernando Yokota. Algoritmo SHA-3 Keccak em Smart Card: Implementação e Desempenho |
|
| |
| IBERCHIP Poster Session. Quintana Roo Room, Thursday, March 1, 11:15 am to 12:35 pm. |
| Juan Núñez, María J. Avedillo and José M. Quintana. Bifurcation Diagrams in MOS-NDR Frequency Divider Circuits |
| Romulo Volpato, Tales Pimenta, Filipe Ramos, Michel Santana and Paulo Crepaldi. Prediction of Energy Transfer in Implantable Devices |
| Elisa Calvo Gallego, Piedad Brox Jiménez and Santiago Sánchez-Solano. Un algoritmo en tiempo real para etiquetado de componentes conectados en imágenes |
| Adriana Aparecida Dos Santos Izidoro, Eduardo Souza Dias, Fernando A Cardoso and Tales Cleber Pimenta. Digital Multiplexer of an EEG Signal Acquisition System |
| Diego Brengi, Salvador Tropea and Christian Huy. S3Proto-mini: Tarjeta de Hardware Libre con FPGA de encapsulado BGA |
| Fernando Urbano, Vladimir Trujillo and Jaime Velasco. Implementación Hardware de un Multiplicador Serial Basado en Bases Normales sobre GF(2^163) |
| Melissa Chavez and Oscar Portillo. Properties structural and optics of high quality PbS:Ni2+ Nanocrystals thin films by Chemical Bath Deposition |
| Emilio Alvarez and Alfredo Arnaud. A cardiac sense channel in a Programmable Analog Device. |
| Adalbery Rodrigues Castro, Lilian Coelho De Freitas, Claudomir Cardoso and Aldebaro Klautau. Classificação de Modulação em Rádio Cognitivo: Uma Implementação em FPGA |
| Duarte Oliveira, Luiz Ferreira, Lester Faria and Noé Alles. Asynchronous Control in CMOS Technology for Synchronous FSMs Partitioned with One-Hot Encoding |
| Walter Enrique Calienes Bartra, Fernanda Lima Kastensmidt and Ricardo Reis. Simulación de Fallas SET en un Oscilador Controlado por Voltaje |
| Tania Mara Ferla, Guilherme Flach and Ricardo Reis. UMA FERRAMENTA EDUCACIONAL PARA O ENSINO DE SIMULATED ANNEALING E POSICIONAMENTO |
| Roberto Castañeda-Sheissa, Héctor Vázquez-Leal, Ahmet Yildirim, Uriel Filobello-Niño, Arturo Sarmiento-Reyes and Luis Hernández-Martínez. Método modificado de hiperesferas aplicado a homotopías biparamétricas: simulación de circuitos con transistores bipolares |
| Adriana Carolina Sanabria Borbon, Jaime Vitola Oyaga, Cesar Pedraza Bonilla and Martha Johanna Sepulveda. Algoritmo rápido para la búsqueda de audio por contenido |
| Salvador Antonio Arroyo Díaz and Karina Rosas Paleta. CONTROL DE ROBOT MOVIL BASADO EN FPGA |
|
| |
| IBERCHIP 4. Circuit Design. Quintana Roo Room, Friday,March 2, 11:15 am to 12:35 pm. |
| Mauricio Huixtlaca-Quintana, Jose Miguel Rocha-Perez, Alejandro Diaz-Sanchez and Carlos Muñiz-Montero. Circuito para la Extracción de Raíz Fraccional Usando Transistores en Inversión Débil |
| Thiago Brito Bezerra, Antonio Petraglia and Sebastian Yuri Cavalcante Catunda. Transistor Level Design of a Switched Capacitor Integrating ADC with Programmable Input Range and Resolution |
| Marcio Bender Machado, Marcio Cherem Schneider and Alfredo Arnaud. A Battery Charge Monitor Topology for Implantable Medical Devices |
| Alexander Zemliak, Antonio Michua and Tatiana Markina. Behavior of Lyapunov Function for Different Strategies of the Circuit Optimization Problem |
| Hernando González Acevedo. Diseño de controladores difusos utilizando algoritmos genéticos |
| Salvador Antonio Arroyo Díaz, Alejandro Diaz Sanchez and Apolo Zeus Escudero Uribe. Architecture for myolectric features extraction by H.O.S. of four sMES channels |
|
|
| |
| IBERCHIP 5.Nanoelectronic Materials and Devices. Quintana Roo Room, Friday,March 2, 4:00 pm to 5:20 pm. |
| Joel Molina, Rafael Ortega, Wilfrido Calleja, Pedro Rosales, Carlos Zuniga and Alfonso Torres. Performance of a MOHOS-type Memory by Using Different Tunneling Oxide Thickness. |
| Carlos Torres-Torres. Electromagnetic blooming by vectorial laser irradiation in semiconductive nanostructures |
| Carlos Bueno, Mauricio Pacio, Héctor Juárez, Rene Perez, Gabriel Juárez, Tomas Diaz and Miguel Rodriguez. Estudio de las Propiedades Estructurales, Ópticas y Eléctricas de Heterouniones de ZnO-n/Si-p Preparadas por el Método Sol-Gel |
| Gabriela A Rodríguez, Arturo Sarmiento and Edmundo Gutiérrez. A Schrödinger-Poisson CAD Tool for the Calculation of Tunneling Through Different Gate-Oxide Potential Profiles |
| Victor H. Vega G. and Edmundo Gutierrez. Multiport Analysis of Two-Dimensional Nanosystems in a Magnetic Field Based on the NEGF Formalism |
